System Verilog EEnet (SV-EEnet) application: Modeling block currents in Mixed Signal Verification

Mixed-Signal Verification Challenges As the complexity of Mixed-signal designs increase, so does the need to have an exhaustive, structured, and scalable approach towards the verification of such designs. Digital Verification already has such a methodology (Universal Verification Methodology), which has proven to be very successful in taping out complex digital designs with high quality and […]

System Verilog EEnet (SV-EEnet) application: Modeling block currents in Mixed Signal Verification Read More »