

A vertical line on the left side of the slide, consisting of a blue upper half and a red lower half.

Case Study

System Architecture and Implementation of a Display Enhancement Standard Algorithm

Design Scope

- Hardware Architecture to retrofit an HDR Algorithm into an existing DTV SoC, Frame Rate Controller based platform
- Software Hardware Partitioning
- High speed LVDS and VBY1 Interface
- Optimum conversion of MATLAB -> C Language -> FPGA RTL
- RTL design and verification
- Integrated NIOSII
- Final Product Testing
- Subsequent ASIC IP development

Client

- **Tier 1 Company** which designs and manufactures audio and imaging products for the cinema, television, broadcast and entertainment industries


Tools/Technologies

- NCSIM, RTL Compiler, DC, Altera Quartus2

Solution/Highlights

Execution Highlights

- Multi-location team
- Interface with High – Speed LVDS and VBY1 interface
- Challenge in effective process of video/image at maximum speed of UHD @ 30Hz
- Capable of providing 40 times more brightness than a conventional TV.
- Delivers up to 1000 times more contrast to reveal depth and detail.
- Smooth gradients reveal nuances in rich detail.





THANK YOU



email: info@ignitarium.com

Ignitarium Technology Solutions Pvt. Ltd.

Bangalore, India
#2615, 3rd Floor,
27th Main Road, Sector 1,
HSR Layout,
Bangalore – 560102
Phone: +91-80-30723694

Kochi, India
5th Floor, Crescens Tower,
NH-47, Changampuzha Nagar,
Kochi - 682033
Phone:+91 484 2933073

Ignitarium Inc.

United States
2570 N. First Street,
Suite 200 San Jose, CA 95131
Phone: +1 512 640 3488