To protect SoCs from surface-level attacks, several robust security mechanisms are employed.

Understanding Security and Safety in Modern SoC Designs | Part 2

If you haven’t read Part 1 yet, check it out here: Understanding Security and Safety in Modern SoC Designs | Part 1 to get the foundational insights before diving in.

1. Security Mechanisms for Surface-Level Attack Prevention

To protect SoCs from surface-level attacks, several robust security mechanisms are employed. These features are designed to prevent unauthorised access, ensure data integrity, and maintain the trustworthiness of the system throughout its operation.

  • Secure Boot with Digital Signature Verification: Secure Boot is a process that ensures only trusted software runs when a device starts up. When the SoC powers on, it begins by loading a small piece of code from read-only memory, known as the bootloader. Before this code executes, the chip checks its digital signature—like a security stamp—using cryptographic methods. If the signature matches what’s expected, the software is considered authentic and allowed to run. If it doesn’t match, the boot process is halted. This prevents attackers from inserting malicious code into the early stages of the device startup.

  • Memory Protection & Access Controls: In an SoC, different parts of the chip often need memory access, but not all parts should have access to everything. Memory protection mechanisms enforce rules about which parts of the system can access which regions of memory. Access control blocks help restrict certain operations, ensuring that sensitive data is only available to authorised components or software. This helps prevent accidental leaks, unauthorised access, or deliberate tampering.

  • Regular Signed Firmware Updates: Firmware is the software embedded in hardware components, and it occasionally needs updates to fix bugs or add features. However, if updates are not secure, they can be hijacked by attackers to install malicious code. That’s why SoCs rely on digitally signed firmware updates. Just like with Secure Boot, the system checks the digital signature of new firmware before installing it. This ensures that only verified and trusted firmware, usually issued by the device manufacturer, can be accepted.

  • Runtime Monitoring & Anomaly Detection: Even after the system has booted securely and is running trusted firmware, attacks can still occur at runtime. Runtime monitoring tools constantly check the behaviour of the chip, watching for signs of unusual or unexpected activity. For example, if a part of the chip suddenly starts accessing memory it has never used before, or if there’s a sudden spike in communication over an interface, the system can flag it as a potential threat. Anomaly detection systems may then trigger alarms, restrict certain operations, or even shut down the chip to prevent further damage.


Together, these mechanisms form a strong defence against surface-level attacks. They make sure that only authorised code runs, sensitive data is protected, updates are safe, and unusual activity is quickly spotted and handled.

2. Understanding Hardware Trojans in SoCs

Hardware Trojans (HTs) are hidden threats inserted into a chip during its design or manufacturing process. These are not bugs or mistakes—they are intentional modifications made to perform harmful actions. A Trojan can silently leak secret data, shut down a part of the chip, or slow down the system, all without being noticed during normal operation. The danger is that they often remain hidden until triggered under very specific conditions.

Different Types of Hardware Trojans:

  • Combinational Trojans: These are triggered only when a very rare combination of inputs occurs—something that rarely happens during testing. Once activated, they might leak data or disrupt operations. Think of it like a secret door that opens only when someone presses the right buttons in a certain order.
  • Sequential Trojans: These Trojans wait for a specific sequence of events to happen before activating. For example, they might only turn on after the chip has performed a task five times in a row. Because of this, they are even harder to detect and often go unnoticed during normal testing.
  • Functional Trojans: These directly interfere with how the chip works. They may change the output of a calculation, corrupt data, or cause wrong behaviour. Unlike the hidden ones, these are more active and can affect the chip’s performance or correctness when triggered.
  • Leakage Trojans: These are designed to secretly send out sensitive information, such as passwords or encryption keys. They don’t change how the chip behaves but use methods like power usage or electromagnetic signals to leak data to an attacker.
  • DoS (Denial of Service) Trojans: These Trojans are meant to shut down or crash the chip entirely. They can block critical operations or overload parts of the chip, making it stop working. In safety-critical systems, this can be extremely dangerous.
  • Backdoors & Parametric Changes: Backdoors are hidden access points that allow attackers to secretly control parts of the chip. Parametric changes involve small tweaks in hardware settings that degrade performance or make the chip fail earlier than expected. Both are stealthy and hard to detect.

Potential Insertion Points for Hardware Trojans

  • Design Phase (via IP cores, test logic): Trojan code can be hidden in third-party IP blocks or extra logic added for testing. If not carefully reviewed, this malicious content can sneak into the final design.
  • Synthesis or Layout (modified tools): Even if the design is clean, Trojans can be added during the transformation from code to physical layout. This can happen if the tools used for synthesis or layout have been tampered with.
  • Fabrication & Packaging (foundry-level manipulation): At the very last stage, during chip manufacturing or packaging, someone with access to the foundry can make subtle changes to introduce a Trojan. These changes are extremely hard to detect once the chip is produced.
  • Trigger-Based vs. Always-On Trojans: Most Trojans are designed to activate only under rare input conditions, making them stealthy. However, some simpler Trojans are always active, silently leaking information or disrupting functions continuously.
  • Stealth Mechanisms: To avoid detection during testing, HTs are often hidden using techniques like:
    • Very low gate count additions
    • Spread-out logic over wide areas
    • Activation only under ultra-rare conditions.

In today’s era of cyber-physical systems (CPS) and globally distributed IC design, the security landscape has grown increasingly complex. The diverse and wide-ranging applications of integrated circuits (ICs), combined with outsourcing to third-party manufacturers, have introduced new vulnerabilities. Unfortunately, hardware—just like software—can be subjected to malicious attacks. Manufacturing tools and IP cores from untrusted sources carry enormous risks due to their highly integrated nature.

Because of this distributed manufacturing model, malicious circuits—known as Hardware Trojans—can be implanted at critical stages of IC design and fabrication. These Trojans can alter the intended functionality of a chip, leak sensitive data, or even launch denial-of-service (DoS) attacks.

In summary, Hardware Trojans are like hidden traps planted inside the chip. They can be passive or active, and they can be placed at almost any stage of development. Because they are so sneaky, detecting and preventing them requires careful checks, trusted tools, and secure supply chains.

3. Analog and Mixed-Signal Security Challenges

When we talk about securing a System-on-Chip (SoC), most of the time we focus on the digital parts—like processors, memory, and communication interfaces. But many SoCs also include analog and mixed-signal components, especially in applications like automotive systems, mobile phones, and IoT devices. These parts handle real-world signals—like temperature, pressure, sound, or voltage—and can also be targeted by attackers in unique ways.

  • Analog Trojans and Signal Manipulation: Just like digital hardware Trojans, analog Trojans are malicious changes made to the chip, but they work by affecting electrical signals instead of logic operations. For example, an attacker might modify a circuit so that it changes how voltage or current behaves under certain conditions. This could lead to incorrect sensor readings or system instability, and it can be very hard to detect because analog behaviours are often more complex and less predictable.

  • Sensor Spoofing and Interface Attacks: Many SoCs connect to external sensors, like temperature sensors, cameras, or accelerometers. If an attacker can send fake signals into these interfaces, they can trick the system into thinking something false is happening. This is called sensor spoofing. For instance, a car’s system might be tricked into thinking the engine is overheating when it’s not, or that a door is open when it’s actually closed. These attacks exploit the trust that systems place in sensor data.

  • Power Integrity and Signal Noise-Based Attacks: SoCs rely on clean, stable power to function correctly. Attackers can intentionally create tiny variations in the power supply or introduce electrical noise into the system. These subtle disturbances can cause errors in how the chip processes analogue signals. In some cases, this can lead to incorrect behaviour or the leak of sensitive data. For example, small changes in voltage might make encryption circuits behave slightly differently, giving clues to an attacker through side-channel analysis.

  • Countermeasures for Mixed-Signal Components: Protecting analog and mixed-signal parts of the chip requires a different approach than securing digital logic. Some countermeasures include:
    1. Using filters and shields to block fake or noisy signals
    2. Adding redundant sensors to double-check critical readings
    3. Performing analog signal validation in secure hardware
    4. Isolating sensitive analog paths from untrusted components
    5. Monitoring power supplies for abnormal behaviour


In short, analog and mixed-signal security is a growing area of concern. As more devices rely on sensors and physical-world data, attackers may focus on these weaker spots. Designers need to treat these components with the same care as digital circuits to keep the whole system safe and reliable.

4. Detection and Mitigation Strategies in SoCs

To protect against various types of threats in SoCs—whether they are hardware Trojans, surface-level attacks, or side-channel attacks—engineers use a variety of techniques. Each threat type requires a different set of tools and strategies to detect and defend against malicious activities.

For Hardware Trojans:

  • Side-Channel Analysis (SCA): This technique looks for unusual patterns in things like power usage, timing, or electromagnetic signals during chip operation. If a Trojan is present, it might cause slight differences compared to a clean chip. Detecting these differences can help identify hidden modifications.
  • Golden Model Comparison: A golden model is a known-good version of the chip design. By comparing the behaviour or layout of a manufactured chip with the golden model, engineers can detect any extra or altered logic that may signal the presence of a Trojan.
  • Runtime Watchdogs & Self-checks: Watchdog circuits and self-checking logic run inside the chip during its operation. They monitor the behaviour of different components and can raise alarms or reset the system if something unexpected happens, such as a Trojan trying to activate.
  • Supply Chain Hardening & Split Manufacturing: To prevent tampering during production, companies secure their supply chain by using trusted vendors and conducting audits. Split manufacturing involves producing different parts of the chip at separate facilities, so no single party has access to the full design, making it harder to insert a Trojan.

For Surface-Level Attacks:

  • Secure Boot with Digital Signature Verification: Ensures that only verified software runs when the chip powers on. It stops attackers from inserting malicious firmware during the boot process.
  • Memory Protection & Access Controls: Prevents unauthorised components or users from accessing sensitive memory areas. This keeps confidential data safe from both accidental exposure and deliberate attacks.
  • Regular Signed Firmware Updates: Uses digital signatures to ensure that only updates from trusted sources are accepted. This blocks fake or malicious firmware from being installed.
  • Runtime Monitoring & Anomaly Detection: Continuously observes the chip’s activity for anything unusual. If a part of the chip behaves abnormally, the system can take immediate action to prevent further damage.

For Side-Channel Attacks:

  • Constant-Time Algorithms: These algorithms take the same amount of time to run, no matter what data is being processed. This prevents attackers from learning secrets by measuring time differences.
  • Noise Injection: Random signals or operations are added to mask the real behaviour of the chip. This makes it harder for attackers to pick out useful patterns from power usage or timing.
  • Power and Clock Randomisation: Varying the chip’s power supply or clock speed at random intervals makes it more difficult to gather accurate data for a side-channel attack.
  • Shielding and Physical Isolation: Special shielding materials and layout techniques can block electromagnetic emissions or reduce leakage from sensitive areas of the chip.

Together, these strategies form a multi-layered defence system. By combining detection and mitigation methods across all levels—hardware, firmware, and runtime—SoCs can be made much more resistant to modern security threats.

5. RISC-V vs. CISC: Security and Safety Considerations

When designing a secure and safe System-on-Chip (SoC), the choice of processor architecture can have a big impact. Two major options are RISC-V and CISC (such as x86). Each has strengths and weaknesses when it comes to security and safety.

RISC-V Architecture:

  • RISC-V is an open-source processor architecture, which means anyone can view, modify, and use it without paying licensing fees. This openness allows designers to customise the processor to meet specific safety and security needs. For example, extra checks or redundant safety logic can be added for use in critical systems like automotive or medical devices.
  • One advantage of RISC-V’s openness is that it is easily inspectable. Security experts and developers can closely examine the source code and hardware design to look for bugs, backdoors, or vulnerabilities. This transparency promotes trust and makes it easier to fix problems early in the design process.
  • However, because RISC-V is relatively new, it may lack mature certifications that are needed for safety-critical applications. In industries like aerospace or automotive, regulatory standards require proven and thoroughly tested hardware. RISC-V’s flexibility also means designers must manually add security features such as PMP (Physical Memory Protection), which controls memory access. If these features are not implemented properly, it could lead to vulnerabilities.

CISC Architecture (e.g., x86):

  • CISC stands for Complex Instruction Set Computing, and x86 is a well-known example used in most desktop and server computers. x86 processors are proprietary and come from companies like Intel and AMD. These processors are packed with advanced security features, such as Intel SGX (Software Guard Extensions) and Secure Boot mechanisms that help protect against a wide range of attacks.
  • Because x86 processors are built and maintained by large, experienced companies, they benefit from years of security testing and robust support. They are often better suited for use in complex systems that need high-end performance and protection.
  • On the downside, CISC processors are closed-source, so users cannot easily inspect the internals or verify that there are no hidden vulnerabilities. Also, their complexity makes it harder to certify them for safety-critical use, as validating every possible behaviour is a massive task.

Summary:

  • RISC-V offers flexibility, transparency, and ease of customisation but may require extra work to meet certification and security requirements.
  • x86 provides mature security features and strong support, but comes with limited visibility and added complexity.

Choosing between RISC-V and CISC depends on the project’s goals—whether flexibility and openness are more important, or whether proven security features and support are the priority.

6. Functional Safety and Security in SoCs

Functional safety and functional security are two pillars of reliable SoC design. Although they focus on different types of risks, both are essential to ensure the safe and trustworthy operation of modern electronic systems.

Functional safety is all about protecting the system from unintentional failures. These are issues that can arise from things like electrical faults, ageing hardware, or software bugs. In critical environments—such as automotive, industrial, or medical systems—these failures can lead to serious consequences, including injury or even loss of life. To prevent this, designers add specific hardware and software mechanisms to detect faults and respond appropriately. For example, lockstep cores run duplicate operations and compare results in real-time to catch errors. ECC (Error-Correcting Code) memory automatically fixes data corruption, and watchdog timers reset the system if it freezes or misbehaves. Safety islands within the chip can operate independently, monitoring the rest of the system and initiating emergency actions if something goes wrong.

Functional security, on the other hand, deals with intentional threats—people trying to break into the system, steal data, or cause harm. These attacks might target the chip’s firmware, communication channels, or even physical hardware. To defend against them, SoCs include features like secure boot chains, which ensure that only trusted software can run when the device powers on. Trusted Execution Environments (TEEs) create isolated regions for sensitive tasks, keeping them separate from the main operating system. Cryptographic engines help encrypt and decrypt data securely, while tamper detection circuits protect against physical intrusion. Access control firewalls prevent unauthorised parts of the system from accessing sensitive areas.

While functional safety and security have different goals, they are deeply connected. A failure in safety mechanisms can create vulnerabilities that attackers might exploit. Similarly, a successful security breach can trigger unsafe behaviour. That’s why modern SoC design treats these two aspects as equally important and often integrates them into a unified architecture.

In a world where SoCs are becoming the brains of everything from smart cars to smart homes, ensuring both safety and security is no longer optional—it’s the foundation of user trust and system reliability.

Functional Safety Features

  • To help SoCs detect and respond to failures, several safety features are built directly into the hardware. These features are designed to catch problems before they cause serious damage, especially in systems where safety is critical.
  • Lockstep Cores for Redundancy: Lockstep cores are like having two processors doing the same job at the same time. They both run the same instructions in parallel, and their results are constantly compared. If their outputs ever differ, it means something went wrong—like a fault or error—and the system can quickly take action. This is useful in safety-critical systems like aeroplanes or cars, where even a tiny error could have big consequences.
  • ECC Memory to Detect/Correct Bit Errors: ECC stands for Error-Correcting Code. ECC memory is smart memory that doesn’t just store data—it also adds extra bits that help check if the data has changed by mistake. If it detects a small error (like a single bit flipping from 0 to 1), it can fix it automatically. This is important because memory errors can happen randomly, due to heat, ageing, or cosmic rays, and fixing them prevents system crashes.
  • Watchdog Timers for Automatic Recovery: A watchdog timer is like a safety clock that keeps checking if the system is still running properly. If the system stops responding or gets stuck, and the timer isn’t reset in time, the watchdog assumes something is wrong and forces the system to restart. This automatic recovery helps prevent long downtimes or dangerous situations caused by frozen systems.
  • Safety Islands for Independent Monitoring: Safety islands are special, isolated sections within the chip that work independently from the rest of the system. Their job is to monitor everything and stay alert for errors or abnormal behaviour. Since they are separated from the main processing units, they can still function and take control even if the rest of the chip fails. This isolation makes them reliable guardians in safety-critical applications.

These features work together to make sure the SoC can detect, correct, and recover from unexpected problems, keeping systems safe and reliable.

7. Role of Verification Engineers in SoC Security

Verification engineers play a key role in making sure that System-on-Chip (SoC) designs are not only working correctly but are also protected from security threats. Their job is to test and confirm that the chip does exactly what it is supposed to do—and nothing more—before and after it is manufactured.

  • Defining and Validating Security Requirements: Before testing begins, verification engineers help define what “secure” means for a particular chip. This could include rules like who can access certain parts of memory or what should happen if an unknown piece of software tries to run. Once these rules are defined, they create tests to make sure the chip follows them.
  • Simulating Attack Scenarios and Fuzz Testing: Verification engineers simulate attacks on the chip to see how it reacts. They might test what happens if someone tries to send strange or unexpected data through a USB port or attempts to read protected memory. Fuzz testing involves sending lots of random data to the system to see if it crashes or behaves strangely—this helps uncover hidden bugs or weak points.
  • Threat Modelling and Vulnerability Analysis: They also help build models of how someone might try to attack the chip. This process, called threat modelling, helps identify where the most vulnerable parts of the design are. After that, they perform vulnerability analysis to test and strengthen those weak spots.
  • Ensuring Compliance with Security Standards: There are industry standards for security, such as FIPS 140-2 or IEC 62443, that chips must meet, especially in government, automotive, or industrial systems. Verification engineers help make sure the chip follows these standards by designing tests and collecting the right evidence for certification.
  • Using Emulation and Formal Verification to Detect Hardware Trojans (HTs): To catch hidden threats like hardware Trojans—malicious changes to the chip—verification engineers use advanced tools. Emulation lets them test the chip in a simulated real-world environment, while formal verification uses mathematics to prove that the chip will behave correctly in all cases.

Their work is important throughout the chip’s entire life, from the early design phase (pre-silicon) to after it is built and running in a real device (post-silicon). Without their careful testing and security checks, chips could go to market with serious flaws that put users and systems at risk.

Scroll to Top

Human Pose Detection & Classification

Some Buildings in a city

Features:

  • Suitable for real time detection on edge devices
  • Detects human pose / key points and recognizes movement / behavior
  • Light weight deep learning models with good accuracy and performance

Target Markets:

  • Patient Monitoring in Hospitals
  • Surveillance
  • Sports/Exercise Pose Estimation
  • Retail Analytics

OCR / Pattern Recognition

Some Buildings in a city

Use cases :

  • Analog dial reading
  • Digital meter reading
  • Label recognition
  • Document OCR

Highlights :

  • Configurable for text or pattern recognition
  • Simultaneous Analog and Digital Dial reading
  • Lightweight implementation

Behavior Monitoring

Some Buildings in a city

Use cases :

  • Fall Detection
  • Social Distancing

Highlights :

  • Can define region of interest to monitor
  • Multi-subject monitoring
  • Multi-camera monitoring
  • Alarm triggers

Attire & PPE Detection

Some Buildings in a city

Use cases :

  • PPE Checks
  • Disallowed attire checks

Use cases :

  • Non-intrusive adherence checks
  • Customizable attire checks
  • Post-deployment trainable

 

Request for Video





    Real Time Color Detection​

    Use cases :

    • Machine vision applications such as color sorter or food defect detection

    Highlights :

    • Color detection algorithm with real time performance
    • Detects as close to human vison as possible including color shade discrimination
    • GPGPU based algorithm on NVIDIA CUDA and Snapdragon Adreno GPU
    • Extremely low latency (a few 10s of milliseconds) for detection
    • Portable onto different hardware platforms

    Missing Artifact Detection

    Use cases :

    • Detection of missing components during various stages of manufacturing of industrial parts
    • Examples include : missing nuts and bolts, missing ridges, missing grooves on plastic and metal blocks

    Highlights :

    • Custom neural network and algorithms to achieve high accuracy and inference speed
    • Single-pass detection of many categories of missing artifacts
    • In-field trainable neural networks with dynamic addition of new artifact categories
    • Implementation using low cost cameras and not expensive machine-vision cameras
    • Learning via the use of minimal training sets
    • Options to implement the neural network on GPU or CPU based systems

    Real Time Manufacturing Line Inspection

    Use cases :

    • Detection of defects on the surface of manufactured goods (metal, plastic, glass, food, etc.)
    • Can be integrated into the overall automated QA infrastructure on an assembly line.

    Highlights :

    • Custom neural network and algorithms to achieve high accuracy and inference speed
    • Use of consumer or industrial grade cameras
    • Requires only a few hundred images during the training phase
    • Supports incremental training of the neural network with data augmentation
    • Allows implementation on low cost GPU or CPU based platforms

    Ground Based Infrastructure analytics

    Some Buildings in a city

    Use cases :

    • Rail tracks (public transport, mining, etc.)
    • Highways
    • Tunnels

    Highlights :

    • Analysis of video and images from 2D & 3D RGB camera sensors
    • Multi sensor support (X-ray, thermal, radar, etc.)
    • Detection of anomalies in peripheral areas of core infrastructure (Ex: vegetation or stones near rail tracks)

    Aerial Analytics

    Use cases :

    • Rail track defect detection
    • Tower defect detection: Structural analysis of Power
      transmission towers
    • infrastructure mapping

    Highlights :

    • Defect detection from a distance
    • Non-intrusive
    • Automatic video capture with perfectly centered ROI
    • No manual intervention is required by a pilot for
      camera positioning

    SANJAY JAYAKUMAR

    Co-founder & CEO

     

    Founder and Managing director of Ignitarium, Sanjay has been responsible for defining Ignitarium’s core values, which encompass the organisation’s approach towards clients, partners, and all internal stakeholders, and in establishing an innovation and value-driven organisational culture.

     

    Prior to founding Ignitarium in 2012, Sanjay spent the initial 22 years of his career with the VLSI and Systems Business unit at Wipro Technologies. In his formative years, Sanjay worked in diverse engineering roles in Electronic hardware design, ASIC design, and custom library development. Sanjay later handled a flagship – multi-million dollar, 600-engineer strong – Semiconductor & Embedded account owning complete Delivery and Business responsibility.

     

    Sanjay graduated in Electronics and Communication Engineering from College of Engineering, Trivandrum, and has a Postgraduate degree in Microelectronics from BITS Pilani.

     

    Request Free Demo




      RAMESH EMANI Board Member

      RAMESH EMANI

      Board Member

      Ramesh was the Founder and CEO of Insta Health Solutions, a software products company focused on providing complete hospital and clinic management solutions for hospitals and clinics in India, the Middle East, Southeast Asia, and Africa. He raised Series A funds from Inventus Capital and then subsequently sold the company to Practo Technologies, India. Post-sale, he held the role of SVP and Head of the Insta BU for 4 years. He has now retired from full-time employment and is working as a consultant and board member.

       

      Prior to Insta, Ramesh had a 25-year-long career at Wipro Technologies where he was the President of the $1B Telecom and Product Engineering Solutions business heading a team of 19,000 people with a truly global operations footprint. Among his other key roles at Wipro, he was a member of Wipro's Corporate Executive Council and was Chief Technology Officer.

       

      Ramesh is also an Independent Board Member of eMIDs Technologies, a $100M IT services company focused on the healthcare vertical with market presence in the US and India.

       

      Ramesh holds an M-Tech in Computer Science from IIT-Kanpur.

      ​Manoj Thandassery

      VP – Sales & Business Development

      Manoj Thandassery is responsible for the India business at Ignitarium. He has over 20 years of leadership and business experience in various industries including the IT and Product Engineering industry. He has held various responsibilities including Geo head at Sasken China, Portfolio head at Wipro USA, and India & APAC Director of Sales at Emeritus. He has led large multi-country teams of up to 350 employees. Manoj was also an entrepreneur and has successfully launched and scaled, via multiple VC-led investment rounds, an Edtech business in the K12 space that was subsequently sold to a global Edtech giant.
      An XLRI alumnus, Manoj divides his time between Pune and Bangalore.

       

      MALAVIKA GARIMELLA​

      General Manager - Marketing

      A professional with a 14-year track record in technology marketing, Malavika heads marketing in Ignitarium. Responsible for all branding, positioning and promotional initiatives in the company, she has collaborated with technical and business teams to further strengthen Ignitarium's positioning as a key E R&D services player in the ecosystem.

      Prior to Ignitarium, Malavika has worked in with multiple global tech startups and IT consulting companies as a marketing consultant. Earlier, she headed marketing for the Semiconductor & Systems BU at Wipro Technologies and worked at IBM in their application software division.

      Malavika completed her MBA in Marketing from SCMHRD, Pune, and holds a B.E. degree in Telecommunications from RVCE, Bengaluru.

       

      PRADEEP KUMAR LAKSHMANAN

      VP - Operations

      Pradeep comes with an overall experience of 26 years across IT services and Academia. In his previous role at Virtusa, he played the role of Delivery Leader for the Middle East geography. He has handled complex delivery projects including the transition of large engagements, account management, and setting up new delivery centers.

      Pradeep graduated in Industrial Engineering and Management, went on to secure an MBA from CUSAT, and cleared UGN Net in Management. He also had teaching stints at his alma mater, CUSAT, and other management institutes like DCSMAT. A certified P3O (Portfolio, Program & Project Management) from the Office of Government Commerce, UK, Pradeep has been recognized for key contributions in the Management domain, at his previous organizations, Wipro & Virtusa.

      In his role as the Head of Operations at Ignitarium, Pradeep leads and manages operational functions such as Resource Management, Procurement, Facilities, IT Infrastructure, and Program Management office.

       

      SONA MATHEW Director – Human Resources

      SONA MATHEW

      AVP – Human Resources

      Sona heads Human Resource functions - Employee Engagement, HR Operations and Learning & Development – at Ignitarium. Her expertise include deep and broad experience in strategic people initiatives, performance management, talent transformation, talent acquisition, people engagement & compliance in the Information Technology & Services industry.

       

      Prior to Ignitarium, Sona has had held diverse HR responsibilities at Litmus7, Cognizant and Wipro.

       

      Sona graduated in Commerce from St. Xaviers College and did her MBA in HR from PSG College of Technology.

       

      ASHWIN RAMACHANDRAN

      Vice President - Sales

      As VP of Sales, Ashwin is responsible for Ignitarium’s go-to-market strategy, business, client relationships, and customer success in the Americas. He brings in over a couple of decades of experience, mainly in the product engineering space with customers from a wide spectrum of industries, especially in the Hi-Tech/semiconductor and telecom verticals.

       

      Ashwin has worked with the likes of Wipro, GlobalLogic, and Mastek, wherein unconventional and creative business models were used to bring in non-linear revenue. He has strategically diversified, de-risked, and grown his portfolios during his sales career.

       

      Ashwin strongly believes in the customer-first approach and works to add value and enhance the experiences of our customers.

       

      AZIF SALY Director – Sales

      AZIF SALY

      Vice President – Sales & Business Development

      Azif is responsible for go-to-market strategy, business development and sales at Ignitarium. Azif has over 14 years of cross-functional experience in the semiconductor product & service spaces and has held senior positions in global client management, strategic account management and business development. An IIM-K alumnus, he has been associated with Wipro, Nokia and Sankalp in the past.

       

      Azif handled key accounts and sales process initiatives at Sankalp Semiconductors. Azif has pursued entrepreneurial interests in the past and was associated with multiple start-ups in various executive roles. His start-up was successful in raising seed funds from Nokia, India. During his tenure at Nokia, he played a key role in driving product evangelism and customer success functions for the multimedia division.

       

      At Wipro, he was involved in customer engagement with global customers in APAC and US.

       

      RAJU KUNNATH Vice President – Enterprise & Mobility

      RAJU KUNNATH

      Distinguished Engineer – Digital

      At Ignitarium, Raju's charter is to architect world class Digital solutions at the confluence of Edge, Cloud and Analytics. Raju has over 25 years of experience in the field of Telecom, Mobility and Cloud. Prior to Ignitarium, he worked at Nokia India Pvt. Ltd. and Sasken Communication Technologies in various leadership positions and was responsible for the delivery of various developer platforms and products.

       

      Raju graduated in Electronics Engineering from Model Engineering College, Cochin and has an Executive Post Graduate Program (EPGP) in Strategy and Finance from IIM Kozhikode.

       

      PRADEEP SUKUMARAN Vice President – Business Strategy & Marketing

      PRADEEP SUKUMARAN

      Senior Vice President - Software Engineering

      Pradeep heads the Software Engineering division, with a charter to build and grow a world-beating delivery team. He is responsible for all the software functions, which includes embedded & automotive software, multimedia, and AI & Digital services

      At Ignitarium, he was previously part of the sales and marketing team with a special focus on generating a sales pipeline for Vision Intelligence products and services, working with worldwide field sales & partner ecosystems in the U.S  Europe, and APAC.

      Prior to joining Ignitarium in 2017, Pradeep was Senior Solutions Architect at Open-Silicon, an ASIC design house. At Open-Silicon, where he spent a good five years, Pradeep was responsible for Front-end, FPGA, and embedded SW business development, marketing & technical sales and also drove the IoT R&D roadmap. Pradeep started his professional career in 2000 at Sasken, where he worked for 11 years, primarily as an embedded multimedia expert, and then went on to lead the Multimedia software IP team.

      Pradeep is a graduate in Electronics & Communication from RVCE, Bangalore.

       

      SUJEET SREENIVASAN Vice President – Embedded

      SUJEET SREENIVASAN

      Senior Vice President – Automotive Technology

       

      Sujeet is responsible for driving innovation in Automotive software, identifying Automotive technology trends and advancements, evaluating their potential impact, and development of solutions to meet the needs of our Automotive customers.

      At Ignitarium, he was previously responsible for the growth and P&L of the Embedded Business unit focusing on Multimedia, Automotive, and Platform software.

      Prior to joining Ignitarium in 2016, Sujeet has had a career spanning more than 16 years at Wipro. During this stint, he has played diverse roles from Solution Architect to Presales Lead covering various domains. His technical expertise lies in the areas of Telecom, Embedded Systems, Wireless, Networking, SoC modeling, and Automotive. He has been honored as a Distinguished Member of the Technical Staff at Wipro and has multiple patents granted in the areas of Networking and IoT Security.

      Sujeet holds a degree in Computer Science from Government Engineering College, Thrissur.

       

      RAJIN RAVIMONY Distinguished Engineer

      RAJIN RAVIMONY

      Distinguished Engineer

       

      At Ignitarium, Rajin plays the role of Distinguished Engineer for complex SoCs and systems. He's an expert in ARM-based designs having architected more than a dozen SoCs and played hands-on design roles in several tens more. His core areas of specialization include security and functional safety architecture (IEC61508 and ISO26262) of automotive systems, RTL implementation of math intensive signal processing blocks as well as design of video processing and related multimedia blocks.

       

      Prior to Ignitarium, Rajin worked at Wipro Technologies for 14 years where he held roles of architect and consultant for several VLSI designs in the automotive and consumer domains.

       

      Rajin holds an MS in Micro-electronics from BITS Pilani.

       

      SIBY ABRAHAM Executive Vice President, Strategy

      SIBY ABRAHAM

      Executive Vice President, Strategy

       

      As EVP, of Strategy at Ignitarium, Siby anchors multiple functions spanning investor community relations, business growth, technology initiatives as well and operational excellence.

       

      Siby has over 31 years of experience in the semiconductor industry. In his last role at Wipro Technologies, he headed the Semiconductor Industry Practice Group where he was responsible for business growth and engineering delivery for all of Wipro’s semiconductor customers. Prior to that, he held a vast array of crucial roles at Wipro including Chief Technologist & Vice President, CTO Office, Global Delivery Head for Product Engineering Services, Business Head of Semiconductor & Consumer Electronics, and Head of Unified Competency Framework. He was instrumental in growing Wipro’s semiconductor business to over $100 million within 5 years and turning around its Consumer Electronics business in less than 2 years. In addition, he was the Engineering Manager for Enthink Inc., a semiconductor IP-focused subsidiary of Wipro. Prior to that, Siby was the Technical Lead for several of the most prestigious system engineering projects executed by Wipro R&D.

       

      Siby has held a host of deeply impactful positions, which included representing Wipro in various World Economic Forum working groups on Industrial IOT and as a member of IEEE’s IOT Steering Committee.

       

      He completed his MTech. in Electrical Engineering (Information and Control) from IIT, Kanpur and his BTech. from NIT, Calicut

       

      SUDIP NANDY

      Board Member

       

      An accomplished leader with over 40 years of experience, Sudip has helped build and grow companies in India, the US and the UK.

      He has held the post of Independent Director and Board Member for several organizations like Redington Limited, Excelra, Artison Agrotech, GeBBS Healthcare Solutions, Liquid Hub Inc. and ResultsCX.

      Most recently, Sudip was a Senior Advisor at ChrysCapital, a private equity firm where he has also been the Managing Director and Operating Partner for IT for the past 5 years. During his tenure, he has been Executive Chairman of California-headquartered Infogain Corporation and the non-Exec Chair on the board of a pioneering electric-2-wheeler company Ampere Vehicles, which is now a brand of Greaves Cotton Ltd.

      Earlier on in his career, Sudip has been the CEO and then Chairman India for Aricent. Prior to that, he had spent 25+ years in Wipro where he has been the Head of US business, Engineering R&D Services, and later the Head of EU Operations.

      Sudip is an active investor in several interesting startups in India and overseas, which mostly use technology for the social good, encompassing hyperlocal, healthcare, rural development, farmer support and e2W ecosystem. He also spends time as a coach and mentor for several CEOs in this role.

       

      SUJEETH JOSEPH Chief Product Officer

      SUJEETH JOSEPH

      Chief Technology Officer

       

      As CTO, Sujeeth is responsible for defining the technology roadmap, driving IP & solution development, and transitioning these technology components into practically deployable product engineering use cases.

       

      With a career spanning over 30+ years, Sujeeth Joseph is a semiconductor industry veteran in the SoC, System and Product architecture space. At SanDisk India, he was Director of Architecture for the USD $2B Removable Products Group. Simultaneously, he also headed the SanDisk India Patenting function, the Retail Competitive Analysis Group and drove academic research programs with premier Indian academic Institutes. Prior to SanDisk, he was Chief Architect of the Semiconductor & Systems BU (SnS) of Wipro Technologies. Over a 19-year career at Wipro, he has played hands-on and leadership roles across all phases of the ASIC and System design flow.

       

      He graduated in Electronics Engineering from Bombay University in 1991.

       

      SUJITH MATHEW IYPE Co-founder & CTO

      SUJITH MATHEW IYPE

      Co-founder & COO

       

      As Ignitarium's Co-founder and COO, Sujith is responsible for driving the operational efficiency and streamlining process across the organization. He is also responsible for the growth and P&L of the Semiconductor Business Unit.

       

      Apart from establishing a compelling story in VLSI, Sujith was responsible for Ignitarium's foray into nascent technology areas like AI, ML, Computer Vision, and IoT, nurturing them in our R&D Lab - "The Crucible".

       

      Prior to founding Ignitarium, Sujith played the role of a VLSI architect at Wipro Technologies for 13 years. In true hands-on mode, he has built ASICs and FPGAs for the Multimedia, Telecommunication, and Healthcare domains and has provided technical leadership for many flagship projects executed by Wipro.

       

      Sujith graduated from NIT - Calicut in the year 2000 in Electronics and Communications Engineering and thereafter he has successfully completed a one-year executive program in Business Management from IIM Calcutta.

       

      RAMESH SHANMUGHAM Co-founder & COO

      RAMESH SHANMUGHAM

      Co-founder & CRO

      As Co-founder and Chief Revenue Officer of Ignitarium, Ramesh has been responsible for global business and marketing as well as building trusted customer relationships upholding the company's core values.

      Ramesh has over 25 years of experience in the Semiconductor Industry covering all aspects of IC design. Prior to Ignitarium, Ramesh was a key member of the senior management team of the semiconductor division at Wipro Technologies. Ramesh has played key roles in Semiconductor Delivery and Pre-sales at a global level.

      Ramesh graduated in Electronics Engineering from Model Engineering College, Cochin, and has a Postgraduate degree in Microelectronics from BITS Pilani.