System Verilog EEnet (SV-EEnet) application: Modeling block currents in Mixed Signal Verification
Mixed-Signal Verification Challenges As the complexity of Mixed-signal designs increase, so does the need to have an exhaustive, structured, and scalable approach towards the verification of such designs. Digital Verification already has such a methodology (Universal Verification Methodology), which has proven to be very successful in taping out complex digital designs with high quality and …
Categories
Recent Posts
Human Brain vs Artificial Intelligence Systems
The Internet of Things : Beyond the Hype
Industrial IC design: Functional Safety and Smart Embedded Processing
How Traditional Industries are Embracing AI Technologies
Ignitarium and AVerMedia Launch AI-driven Airborne Railway Track Inspection Solution
Industry Veteran Ramesh Emani joins the board of Ignitarium
