In today's rapidly advancing world of embedded systems, System-on-Chip (SoC) designs have become a cornerstone of modern electronics, powering everything from smartphones and wearables to automotive systems and industrial IoT devices.

Understanding the Debug Architecture of ARM-based SoC

Introduction

In today’s rapidly advancing world of embedded systems, System-on-Chip (SoC) designs have become a cornerstone of modern electronics, powering everything from smartphones and wearables to automotive systems and industrial IoT devices. The success of these devices relies heavily on efficient development, integration, and debugging of the SoC components.

ARM-based SoCs, with their Cortex-M, Cortex-A, and Cortex-R cores, have emerged as one of the most widely adopted architectures due to their scalability, energy efficiency, and performance. However, designing and verifying these complex systems involves extensive testing and debugging, which is critical to ensuring that the SoC functions correctly under all conditions.

Debugging ARM-based SoCs presents unique challenges due to their multi-core configurations, heterogeneous systems, and varying interfaces. Understanding the debug architecture behind these systems is essential for developers to efficiently detect, troubleshoot, and resolve issues that may arise during both hardware and software development.

In this blog, we will explore the key components and tools used in ARM-based SoC debug architectures, such as JTAG, SWD (Serial Wire Debug), CoreSight, and ETM. We’ll also discuss the importance of real-time tracing, multi-core debugging, and how developers can leverage these advanced debugging capabilities to optimize SoC performance and ensure product reliability. 

Whether you are new to SoC development or a seasoned engineer, having a solid understanding of the ARM debug architecture will significantly enhance your ability to design and debug efficient, high-performance SoCs. Let’s dive deeper into how this complex but powerful system works!

Modern SoCs are intricate assemblies comprising various components such as processors, memory blocks, input/output interfaces, and specialized modules. This complexity necessitates robust debugging strategies to ensure functionality and performance.

Chip life cycle

The VLSI (Very Large Scale Integration) chip cycle refers to the end-to-end process of designing, verifying, fabricating, and deploying an integrated circuit (IC). The cycle includes multiple phases, ensuring the chip meets performance, power, and area (PPA) requirements while minimizing errors and production costs. The SoC goes through a life cycle as shown below.

Fig 1: SoC Lifecycle

To facilitate this product life cycle, debugging is required at different stages, The JTAG/SWD debug interface helps the external debugger to connect and debug the HW.  Every system development is a joint effort from the hardware team and software team.

Application-specific integrated circuits (ASICs) are customized chips for specific uses, such as a digital voice recorder or video codec. ASIC development is a complex process that involves many steps and requires a well-defined design flow, similarly, it needs custom and effective software to get the maximum performance.

Fig 3: Stages of Hardware verification and software verification for an IC bring-up. For software bringup and testing, debugger support is greatly used.

Debug activities in SOC

  1. Hardware simulation
  2. Software simulation
  3. Hardware-software co-simulation

 

Simulation-based verification is a crucial step in the design and development of integrated circuits (ICs). Debugging IC requires a combination of best practices and techniques, including a thorough understanding of the design specification, dividing the design into smaller blocks, simulation, test benches, design verification tools, and debugging hardware. It can be challenging and time-consuming, but also rewarding and satisfying.  The important technique to find and remove the number of errors/bugs/defects in a program is called Debugging. It is a multi-step process in software development. It involves identifying the bug, finding the source of the bug and correcting the problem to make the program error-free. In software development, the developer can locate the code error in the program and remove it using this process.

Hardware/software co-design is essentially a bottom-up process, where hardware is developed first with a general concept of how it is to be used. Software is then mapped to that hardware. This is sometimes called platform-based design. Co-design is a very good approach to realize highly optimized hardware for a given problem. Hardware-software co-simulation refers to verifying that hardware and software function correctly together. This has traditionally been a task performed after the prototype hardware is available using in-circuit emulators and other techniques. In the case of hardware-software co-verification, the debug architecture plays a crucial role, as it enables the debugger to read out the current status, and configuration at any point in time.

Debugging in any SOC is collectively done using On-chip self-hosted debug and off-chip external debug. On-chip debugging is a combination of hardware and software, both on and off the chip. The part that resides on the chip is implemented in various ways, and for this paper, it will be referenced as On-Chip-Debug (OCD).

Fig 4: External debugger interaction with SOC

Basic On-Chip Debugging (OCD) allows for code download, reading and writing memory and processor resources, single stepping, processor reset, and status (running or halted). Typically, on-chip peripherals may be set to shut down during OCD. GDB [Gnu Debugger] communicates with a debug adapter directly over ethernet using RSP protocol or using OpenOCD.

To enable on-chip debugging, you need two main components: a debug interface and a debug tool. The debug interface is a hardware module that connects the SoC to the debug tool. It can be either embedded in the SoC or attached as a separate chip. 

Challenges of SoC debugging

  1. Debug Visibility: A crucial aspect of SoC debugging is to have enough visibility into the internal state and behaviour of the chip, which enables identifying and fixing the root causes of the errors. However, debug visibility is often limited by the lack of observability and controllability of the internal signals, the complexity and diversity of the software and hardware components, and the trade-offs between debug features and design constraints. To avoid this pitfall, you should use debug architectures and tools that provide adequate and flexible access to the internal signals, such as scan chains, trace buffers, debug registers, and debug buses. 
  2. Debug Scalability: Another challenge of SoC debugging is to scale up the debug process to handle the increasing size and complexity of the SoCs, which involve more components, more interactions, more errors, and more data. Debug scalability depends on factors such as the debug architecture, the debug tools, the debug data, and the debug expertise. 
  3. Debug Quality: The goal of SoC debugging is to ensure the quality of the SoC, which means meeting the functional and non-functional requirements and specifications of the system.

 

SoC designers are aware of the need for a bug-free hardware design, a processor with sufficient performance and the need to tape out on time. But the need to fit the best debug logic is not always uppermost in their mind.

Challenges in SOC Design

Designing a System-on-Chip (SoC) can be quite challenging, and several common issues are often encountered during the process:

  • Power Consumption: Managing power consumption is critical, especially for portable devices with limited battery life. Techniques like power gating, voltage scaling, and clock gating are used to reduce power consumption.
  • Design Complexity: SoCs integrate multiple components such as CPUs, GPUs, memory, and communication interfaces, making the design process complex. Efficient algorithms, optimized architecture, and advanced design tools are essential to manage this complexity.
  • Verification and Testing: Ensuring that the SoC functions correctly under various conditions requires comprehensive verification and testing. This includes developing extensive test benches and simulation environments.
  • Performance: Balancing performance with power efficiency is a significant challenge. SoC designers must optimize the architecture and use advanced design techniques to meet performance requirements.
  • Security: With increasing connectivity, security has become a critical concern. SoCs must be tested against security threats such as hardware Trojans, side-channel attacks, and secure boot mechanisms.
  • Integration: Integrating various IP blocks and ensuring they work together harmoniously is a complex task. This requires careful planning and verification.
  • Signal Integrity: Maintaining signal integrity, especially at high frequencies, is crucial for reliable operation. This involves careful design of the interconnects and proper layout techniques.

Test and debug requirements.

  1. Software and application debug: Here apart from the traditional individual processor-based debug, provisions for non-intrusive access to register and memory space during run time should exist.
  2. Break points: We should have provisions to enter a debug space either from a software event (software source-level debugging) or a hardware event (enter into debug mode based on a hardware event such as interrupts, bus transactions etc.)
  3. Synchronized debugging: We should have provisions to enable synchronized debugging between processors. Further, it is desirable for not only synchronize processors during debugging but also SoC peripheral events generated such as timer events, hardware interrupts and bus transaction events.
  4. Silicon test and debug: Here we look for a standardized communication interface between the tester ATE (Automatic Test Equipment) and the SoC so that the tester can control, load test vectors, and observe the results efficiently. Interfaces like JTAG may become the preferred interface.
  5. Secure access: Many times, the debug interface may be used by hackers to gain access to the SoC and steal many intellectual properties, or enable alternative use of the SoC (e.g. Xbox used as a cheap Linux computer). Provision should be in place to avoid unauthorized access to the SoC.
  6. Debug hardware: While designing a debug solution care should be taken that only minimum hardware real estate and pins are used for debugging. If the real estate for debugging is more than two to three per cent of total IC real estate, then it becomes very difficult to sell the idea of debugging for commercial reasons.
  7. Efficient debug access: Traditionally a JTAG interface is used as a debug access mechanism. Here there could be two ways of accessing the SoC resources. One is through the traditional processor debug port and the second one is to have a direct JTAG to the system bus.

Debug support for SOC

The debugger can be used to identify if the program is running correctly and identify the cause of failure when it fails. The debugger may be a source-level debugger or a low-level debugger. If it is a source-level debugger, the debugger can show the actual position in the original code, when the program crashes. If it is a low-level debugger or a machine-language debugger, it shows that line in the program. Catching run-time errors is not as obvious. Most embedded systems do not have a “screen”. Hence, we cannot find the run time errors as in general software development.

Remote Debugger is used to monitor/control embedded SW. It is used to download, execute, and debug embedded software over a communications link. The program running on the host of a remote debugger has a user interface that looks just like any other debugger that you might have used. The main debugger screen is usually either a command-line interface or a graphical user interface (GUI). GUI debuggers typically contain several smaller windows to simultaneously show the active part of the source code, current register contents, and other relevant information about the executing program. Note that in the case of embedded systems, the debugger and the software being debugged are executed on two different computer systems.

Hardware support for debugging

Suitable hardware architecture is required to facilitate the debugging. This can be done using the CoreSight™ SoC components to design a suitable debug subsystem. A typical debugger device controls the JTAG or serial wire transactions and target accesses at the Debug registers inside the device. This means that, when you use a debugger, you only need to decide which debug logic you want to use inside the processor cores to help debug the malfunctioning software program. You do not need to do low-level programming of CoreSight™ components from the debugger.

If you are an SoC designer, you might decide to provide debug access to the APB protocol bus using functional IOs, instead of using a JTAG or Serial Wire Debug Port to provide the off-chip debug access. That is, you might be able to repurpose some of the device’s functional connectivity and use that connectivity for debug purposes. The advantage of this approach is that dedicated IOs for debugging purposes are not required. Debugging could be allowed from a non-standard debugging source, for example, using software routines that are running on a PC and connecting to the device using a USB port. However, this approach requires the development of design-specific debug connectivity and software. This approach is typically followed when an SoC designer is considering a specific debug scenario.

Every Arm processor core has some debug functionality that is built in. This debug functionality is used in two general modes:

  1. Self-hosted Debug: In which code that is running on the processor core uses the debug capability to identify problems in the software.
  2. External Debug: in which an external debugging component, the debugger, can access the debug features and use them to identify problems with the software.

W.r.t to external debug, it is again classified as follows:

  1. Invasive debug: In this type of debug the debugger will interact with the processor by halting it.
  2. Non-invasive debug: The memory content and peripheral registers can be examined even when the processor is running.
  3. Run control debugging: This type of debugging allows external hardware and software to access and control CPUs. Run-control debugging uses JTAG and some sideband signals. Examples of emulator hardware include Intel® In-Target Probe (ITP) and ASSET Arium ECM-XDP3e probe. Run-control is used to stop and start processors, read and write registers, I/O and memory, and perform such functions as setting breakpoints and single-stepping through code.

Concurrent software distributed across multiple CPUs and hardware accelerators, interacting with complex I/O interfaces and strict real-time requirements is the new normal. This results in new classes of bugs which are hard to find, like race conditions, deadlocks, and severely degraded performance for no obvious reason. To find such bugs, run-control debugging is not applicable: setting a breakpoint disturbs the temporal relationship between the different threads of execution. Tracing avoids these problems by unobtrusively monitoring the program execution and transferring the observations off-chip.

Many smaller single-core designs traditionally only support run-control debugging through custom JTAG-based debug infrastructure. Examples of debugging applications which use this hardware are the Intel Platform Debug Toolkit (PDT) and ASSET SourcePoint debugger.

Debug probe options

Debug provides the ability to observe and control the CPU and system environment while executing software on a deeply embedded processor. The ability to debug helps to fix bugs in the software and to optimize the software for performance. The debug logic that is an integrated part of the Arm cores helps to achieve these goals. An External debugger typically interacts with a processor via an independent debugging interface. Most software debuggers use IEEE 1149.1 JTAG & and Serial Wire Debug.

Fig 5: System for debugging embedded systems

Typically, external debuggers use the JTAG (IEEE 1149.1) or serial wire debug protocols to provide the connection to the chip. These protocols are used because they limit the number of pins that are required, which helps reduce the physical cost of the debug infrastructure. Once the JTAG or serial wire transactions are on the chip, they are converted into parallel bus transactions.

Debug modules (shown on the right) monitor or interact with the functional components of the SoC. Towards the functional SoC, the interface is implementation-specific. Towards the debug interconnect the modules conform to a standardized interface, which is specified in this document. The debug interconnect is used to exchange data between debug modules and between the target and the host. The format of the data transmitted over the debug interconnect also conforms to a standard. Debug tools use the debug system to perform debugging and analysis tasks, ranging from run-control debugging to tracing and runtime verification.

1. Future Technology Devices International (FTDI): Future Technology Devices International (FTDI) is a Scotland-based semiconductor company specializing in USB-to-serial interface solutions and embedded hardware. FTDI is widely known for its USB-to-UART bridge chips, which simplify communication between microcontrollers and computers, replacing legacy RS-232 serial ports.

2. CMSIS-DAP: CMSIS-DAP is an open-source debug protocol developed by ARM to provide a standardized USB-to-debug interface for ARM Cortex-M microcontrollers. It allows a debugger (host computer) to communicate with a target MCU via SWD (Serial Wire Debug) or JTAG, using a USB-based debug probe.

 

3. SEGGER J-Link Debug Probe: SEGGER J-Link is a high-performance debug probe widely used for debugging, programming, and tracing ARM Cortex-M, RISC-V, and other microcontrollers. It supports JTAG, SWD (Serial Wire Debug), and SWO (Serial Wire Output), offering fast and reliable debugging with professional tools like Keil, IAR, GDB, and SEGGER Embedded Studio.

Stay tuned for Part 2 of A Complete Guide to SoC Debugging, where we’ll break down hardware debugging interfaces like JTAG and SWD, and help you choose the right interface for your needs!

Scroll to Top

Human Pose Detection & Classification

Some Buildings in a city

Features:

  • Suitable for real time detection on edge devices
  • Detects human pose / key points and recognizes movement / behavior
  • Light weight deep learning models with good accuracy and performance

Target Markets:

  • Patient Monitoring in Hospitals
  • Surveillance
  • Sports/Exercise Pose Estimation
  • Retail Analytics

OCR / Pattern Recognition

Some Buildings in a city

Use cases :

  • Analog dial reading
  • Digital meter reading
  • Label recognition
  • Document OCR

Highlights :

  • Configurable for text or pattern recognition
  • Simultaneous Analog and Digital Dial reading
  • Lightweight implementation

Behavior Monitoring

Some Buildings in a city

Use cases :

  • Fall Detection
  • Social Distancing

Highlights :

  • Can define region of interest to monitor
  • Multi-subject monitoring
  • Multi-camera monitoring
  • Alarm triggers

Attire & PPE Detection

Some Buildings in a city

Use cases :

  • PPE Checks
  • Disallowed attire checks

Use cases :

  • Non-intrusive adherence checks
  • Customizable attire checks
  • Post-deployment trainable

 

Request for Video





    Real Time Color Detection​

    Use cases :

    • Machine vision applications such as color sorter or food defect detection

    Highlights :

    • Color detection algorithm with real time performance
    • Detects as close to human vison as possible including color shade discrimination
    • GPGPU based algorithm on NVIDIA CUDA and Snapdragon Adreno GPU
    • Extremely low latency (a few 10s of milliseconds) for detection
    • Portable onto different hardware platforms

    Missing Artifact Detection

    Use cases :

    • Detection of missing components during various stages of manufacturing of industrial parts
    • Examples include : missing nuts and bolts, missing ridges, missing grooves on plastic and metal blocks

    Highlights :

    • Custom neural network and algorithms to achieve high accuracy and inference speed
    • Single-pass detection of many categories of missing artifacts
    • In-field trainable neural networks with dynamic addition of new artifact categories
    • Implementation using low cost cameras and not expensive machine-vision cameras
    • Learning via the use of minimal training sets
    • Options to implement the neural network on GPU or CPU based systems

    Real Time Manufacturing Line Inspection

    Use cases :

    • Detection of defects on the surface of manufactured goods (metal, plastic, glass, food, etc.)
    • Can be integrated into the overall automated QA infrastructure on an assembly line.

    Highlights :

    • Custom neural network and algorithms to achieve high accuracy and inference speed
    • Use of consumer or industrial grade cameras
    • Requires only a few hundred images during the training phase
    • Supports incremental training of the neural network with data augmentation
    • Allows implementation on low cost GPU or CPU based platforms

    Ground Based Infrastructure analytics

    Some Buildings in a city

    Use cases :

    • Rail tracks (public transport, mining, etc.)
    • Highways
    • Tunnels

    Highlights :

    • Analysis of video and images from 2D & 3D RGB camera sensors
    • Multi sensor support (X-ray, thermal, radar, etc.)
    • Detection of anomalies in peripheral areas of core infrastructure (Ex: vegetation or stones near rail tracks)

    Aerial Analytics

    Use cases :

    • Rail track defect detection
    • Tower defect detection: Structural analysis of Power
      transmission towers
    • infrastructure mapping

    Highlights :

    • Defect detection from a distance
    • Non-intrusive
    • Automatic video capture with perfectly centered ROI
    • No manual intervention is required by a pilot for
      camera positioning

    SANJAY JAYAKUMAR

    Co-founder & CEO

     

    Founder and Managing director of Ignitarium, Sanjay has been responsible for defining Ignitarium’s core values, which encompass the organisation’s approach towards clients, partners, and all internal stakeholders, and in establishing an innovation and value-driven organisational culture.

     

    Prior to founding Ignitarium in 2012, Sanjay spent the initial 22 years of his career with the VLSI and Systems Business unit at Wipro Technologies. In his formative years, Sanjay worked in diverse engineering roles in Electronic hardware design, ASIC design, and custom library development. Sanjay later handled a flagship – multi-million dollar, 600-engineer strong – Semiconductor & Embedded account owning complete Delivery and Business responsibility.

     

    Sanjay graduated in Electronics and Communication Engineering from College of Engineering, Trivandrum, and has a Postgraduate degree in Microelectronics from BITS Pilani.

     

    Request Free Demo




      RAMESH EMANI Board Member

      RAMESH EMANI

      Board Member

      Ramesh was the Founder and CEO of Insta Health Solutions, a software products company focused on providing complete hospital and clinic management solutions for hospitals and clinics in India, the Middle East, Southeast Asia, and Africa. He raised Series A funds from Inventus Capital and then subsequently sold the company to Practo Technologies, India. Post-sale, he held the role of SVP and Head of the Insta BU for 4 years. He has now retired from full-time employment and is working as a consultant and board member.

       

      Prior to Insta, Ramesh had a 25-year-long career at Wipro Technologies where he was the President of the $1B Telecom and Product Engineering Solutions business heading a team of 19,000 people with a truly global operations footprint. Among his other key roles at Wipro, he was a member of Wipro's Corporate Executive Council and was Chief Technology Officer.

       

      Ramesh is also an Independent Board Member of eMIDs Technologies, a $100M IT services company focused on the healthcare vertical with market presence in the US and India.

       

      Ramesh holds an M-Tech in Computer Science from IIT-Kanpur.

      ​Manoj Thandassery

      VP – Sales & Business Development

      Manoj Thandassery is responsible for the India business at Ignitarium. He has over 20 years of leadership and business experience in various industries including the IT and Product Engineering industry. He has held various responsibilities including Geo head at Sasken China, Portfolio head at Wipro USA, and India & APAC Director of Sales at Emeritus. He has led large multi-country teams of up to 350 employees. Manoj was also an entrepreneur and has successfully launched and scaled, via multiple VC-led investment rounds, an Edtech business in the K12 space that was subsequently sold to a global Edtech giant.
      An XLRI alumnus, Manoj divides his time between Pune and Bangalore.

       

      MALAVIKA GARIMELLA​

      General Manager - Marketing

      A professional with a 14-year track record in technology marketing, Malavika heads marketing in Ignitarium. Responsible for all branding, positioning and promotional initiatives in the company, she has collaborated with technical and business teams to further strengthen Ignitarium's positioning as a key E R&D services player in the ecosystem.

      Prior to Ignitarium, Malavika has worked in with multiple global tech startups and IT consulting companies as a marketing consultant. Earlier, she headed marketing for the Semiconductor & Systems BU at Wipro Technologies and worked at IBM in their application software division.

      Malavika completed her MBA in Marketing from SCMHRD, Pune, and holds a B.E. degree in Telecommunications from RVCE, Bengaluru.

       

      PRADEEP KUMAR LAKSHMANAN

      VP - Operations

      Pradeep comes with an overall experience of 26 years across IT services and Academia. In his previous role at Virtusa, he played the role of Delivery Leader for the Middle East geography. He has handled complex delivery projects including the transition of large engagements, account management, and setting up new delivery centers.

      Pradeep graduated in Industrial Engineering and Management, went on to secure an MBA from CUSAT, and cleared UGN Net in Management. He also had teaching stints at his alma mater, CUSAT, and other management institutes like DCSMAT. A certified P3O (Portfolio, Program & Project Management) from the Office of Government Commerce, UK, Pradeep has been recognized for key contributions in the Management domain, at his previous organizations, Wipro & Virtusa.

      In his role as the Head of Operations at Ignitarium, Pradeep leads and manages operational functions such as Resource Management, Procurement, Facilities, IT Infrastructure, and Program Management office.

       

      SONA MATHEW Director – Human Resources

      SONA MATHEW

      AVP – Human Resources

      Sona heads Human Resource functions - Employee Engagement, HR Operations and Learning & Development – at Ignitarium. Her expertise include deep and broad experience in strategic people initiatives, performance management, talent transformation, talent acquisition, people engagement & compliance in the Information Technology & Services industry.

       

      Prior to Ignitarium, Sona has had held diverse HR responsibilities at Litmus7, Cognizant and Wipro.

       

      Sona graduated in Commerce from St. Xaviers College and did her MBA in HR from PSG College of Technology.

       

      ASHWIN RAMACHANDRAN

      Vice President - Sales

      As VP of Sales, Ashwin is responsible for Ignitarium’s go-to-market strategy, business, client relationships, and customer success in the Americas. He brings in over a couple of decades of experience, mainly in the product engineering space with customers from a wide spectrum of industries, especially in the Hi-Tech/semiconductor and telecom verticals.

       

      Ashwin has worked with the likes of Wipro, GlobalLogic, and Mastek, wherein unconventional and creative business models were used to bring in non-linear revenue. He has strategically diversified, de-risked, and grown his portfolios during his sales career.

       

      Ashwin strongly believes in the customer-first approach and works to add value and enhance the experiences of our customers.

       

      AZIF SALY Director – Sales

      AZIF SALY

      Vice President – Sales & Business Development

      Azif is responsible for go-to-market strategy, business development and sales at Ignitarium. Azif has over 14 years of cross-functional experience in the semiconductor product & service spaces and has held senior positions in global client management, strategic account management and business development. An IIM-K alumnus, he has been associated with Wipro, Nokia and Sankalp in the past.

       

      Azif handled key accounts and sales process initiatives at Sankalp Semiconductors. Azif has pursued entrepreneurial interests in the past and was associated with multiple start-ups in various executive roles. His start-up was successful in raising seed funds from Nokia, India. During his tenure at Nokia, he played a key role in driving product evangelism and customer success functions for the multimedia division.

       

      At Wipro, he was involved in customer engagement with global customers in APAC and US.

       

      RAJU KUNNATH Vice President – Enterprise & Mobility

      RAJU KUNNATH

      Distinguished Engineer – Digital

      At Ignitarium, Raju's charter is to architect world class Digital solutions at the confluence of Edge, Cloud and Analytics. Raju has over 25 years of experience in the field of Telecom, Mobility and Cloud. Prior to Ignitarium, he worked at Nokia India Pvt. Ltd. and Sasken Communication Technologies in various leadership positions and was responsible for the delivery of various developer platforms and products.

       

      Raju graduated in Electronics Engineering from Model Engineering College, Cochin and has an Executive Post Graduate Program (EPGP) in Strategy and Finance from IIM Kozhikode.

       

      PRADEEP SUKUMARAN Vice President – Business Strategy & Marketing

      PRADEEP SUKUMARAN

      Vice President - Software Engineering

      Pradeep heads the Software Engineering division, with a charter to build and grow a world-beating delivery team. He is responsible for all the software functions, which includes embedded & automotive software, multimedia, and AI & Digital services

      At Ignitarium, he was previously part of the sales and marketing team with a special focus on generating a sales pipeline for Vision Intelligence products and services, working with worldwide field sales & partner ecosystems in the U.S  Europe, and APAC.

      Prior to joining Ignitarium in 2017, Pradeep was Senior Solutions Architect at Open-Silicon, an ASIC design house. At Open-Silicon, where he spent a good five years, Pradeep was responsible for Front-end, FPGA, and embedded SW business development, marketing & technical sales and also drove the IoT R&D roadmap. Pradeep started his professional career in 2000 at Sasken, where he worked for 11 years, primarily as an embedded multimedia expert, and then went on to lead the Multimedia software IP team.

      Pradeep is a graduate in Electronics & Communication from RVCE, Bangalore.

       

      SUJEET SREENIVASAN Vice President – Embedded

      SUJEET SREENIVASAN

      Vice President – Automotive Technology

       

      Sujeet is responsible for driving innovation in Automotive software, identifying Automotive technology trends and advancements, evaluating their potential impact, and development of solutions to meet the needs of our Automotive customers.

      At Ignitarium, he was previously responsible for the growth and P&L of the Embedded Business unit focusing on Multimedia, Automotive, and Platform software.

      Prior to joining Ignitarium in 2016, Sujeet has had a career spanning more than 16 years at Wipro. During this stint, he has played diverse roles from Solution Architect to Presales Lead covering various domains. His technical expertise lies in the areas of Telecom, Embedded Systems, Wireless, Networking, SoC modeling, and Automotive. He has been honored as a Distinguished Member of the Technical Staff at Wipro and has multiple patents granted in the areas of Networking and IoT Security.

      Sujeet holds a degree in Computer Science from Government Engineering College, Thrissur.

       

      RAJIN RAVIMONY Distinguished Engineer

      RAJIN RAVIMONY

      Distinguished Engineer

       

      At Ignitarium, Rajin plays the role of Distinguished Engineer for complex SoCs and systems. He's an expert in ARM-based designs having architected more than a dozen SoCs and played hands-on design roles in several tens more. His core areas of specialization include security and functional safety architecture (IEC61508 and ISO26262) of automotive systems, RTL implementation of math intensive signal processing blocks as well as design of video processing and related multimedia blocks.

       

      Prior to Ignitarium, Rajin worked at Wipro Technologies for 14 years where he held roles of architect and consultant for several VLSI designs in the automotive and consumer domains.

       

      Rajin holds an MS in Micro-electronics from BITS Pilani.

       

      SIBY ABRAHAM Executive Vice President, Strategy

      SIBY ABRAHAM

      Executive Vice President, Strategy

       

      As EVP, of Strategy at Ignitarium, Siby anchors multiple functions spanning investor community relations, business growth, technology initiatives as well and operational excellence.

       

      Siby has over 31 years of experience in the semiconductor industry. In his last role at Wipro Technologies, he headed the Semiconductor Industry Practice Group where he was responsible for business growth and engineering delivery for all of Wipro’s semiconductor customers. Prior to that, he held a vast array of crucial roles at Wipro including Chief Technologist & Vice President, CTO Office, Global Delivery Head for Product Engineering Services, Business Head of Semiconductor & Consumer Electronics, and Head of Unified Competency Framework. He was instrumental in growing Wipro’s semiconductor business to over $100 million within 5 years and turning around its Consumer Electronics business in less than 2 years. In addition, he was the Engineering Manager for Enthink Inc., a semiconductor IP-focused subsidiary of Wipro. Prior to that, Siby was the Technical Lead for several of the most prestigious system engineering projects executed by Wipro R&D.

       

      Siby has held a host of deeply impactful positions, which included representing Wipro in various World Economic Forum working groups on Industrial IOT and as a member of IEEE’s IOT Steering Committee.

       

      He completed his MTech. in Electrical Engineering (Information and Control) from IIT, Kanpur and his BTech. from NIT, Calicut

       

      SUDIP NANDY

      Board Member

       

      An accomplished leader with over 40 years of experience, Sudip has helped build and grow companies in India, the US and the UK.

      He has held the post of Independent Director and Board Member for several organizations like Redington Limited, Excelra, Artison Agrotech, GeBBS Healthcare Solutions, Liquid Hub Inc. and ResultsCX.

      Most recently, Sudip was a Senior Advisor at ChrysCapital, a private equity firm where he has also been the Managing Director and Operating Partner for IT for the past 5 years. During his tenure, he has been Executive Chairman of California-headquartered Infogain Corporation and the non-Exec Chair on the board of a pioneering electric-2-wheeler company Ampere Vehicles, which is now a brand of Greaves Cotton Ltd.

      Earlier on in his career, Sudip has been the CEO and then Chairman India for Aricent. Prior to that, he had spent 25+ years in Wipro where he has been the Head of US business, Engineering R&D Services, and later the Head of EU Operations.

      Sudip is an active investor in several interesting startups in India and overseas, which mostly use technology for the social good, encompassing hyperlocal, healthcare, rural development, farmer support and e2W ecosystem. He also spends time as a coach and mentor for several CEOs in this role.

       

      SUJEETH JOSEPH Chief Product Officer

      SUJEETH JOSEPH

      Chief Technology Officer

       

      As CTO, Sujeeth is responsible for defining the technology roadmap, driving IP & solution development, and transitioning these technology components into practically deployable product engineering use cases.

       

      With a career spanning over 30+ years, Sujeeth Joseph is a semiconductor industry veteran in the SoC, System and Product architecture space. At SanDisk India, he was Director of Architecture for the USD $2B Removable Products Group. Simultaneously, he also headed the SanDisk India Patenting function, the Retail Competitive Analysis Group and drove academic research programs with premier Indian academic Institutes. Prior to SanDisk, he was Chief Architect of the Semiconductor & Systems BU (SnS) of Wipro Technologies. Over a 19-year career at Wipro, he has played hands-on and leadership roles across all phases of the ASIC and System design flow.

       

      He graduated in Electronics Engineering from Bombay University in 1991.

       

      SUJITH MATHEW IYPE Co-founder & CTO

      SUJITH MATHEW IYPE

      Co-founder & COO

       

      As Ignitarium's Co-founder and COO, Sujith is responsible for driving the operational efficiency and streamlining process across the organization. He is also responsible for the growth and P&L of the Semiconductor Business Unit.

       

      Apart from establishing a compelling story in VLSI, Sujith was responsible for Ignitarium's foray into nascent technology areas like AI, ML, Computer Vision, and IoT, nurturing them in our R&D Lab - "The Crucible".

       

      Prior to founding Ignitarium, Sujith played the role of a VLSI architect at Wipro Technologies for 13 years. In true hands-on mode, he has built ASICs and FPGAs for the Multimedia, Telecommunication, and Healthcare domains and has provided technical leadership for many flagship projects executed by Wipro.

       

      Sujith graduated from NIT - Calicut in the year 2000 in Electronics and Communications Engineering and thereafter he has successfully completed a one-year executive program in Business Management from IIM Calcutta.

       

      RAMESH SHANMUGHAM Co-founder & COO

      RAMESH SHANMUGHAM

      Co-founder & CRO

      As Co-founder and Chief Revenue Officer of Ignitarium, Ramesh has been responsible for global business and marketing as well as building trusted customer relationships upholding the company's core values.

      Ramesh has over 25 years of experience in the Semiconductor Industry covering all aspects of IC design. Prior to Ignitarium, Ramesh was a key member of the senior management team of the semiconductor division at Wipro Technologies. Ramesh has played key roles in Semiconductor Delivery and Pre-sales at a global level.

      Ramesh graduated in Electronics Engineering from Model Engineering College, Cochin, and has a Postgraduate degree in Microelectronics from BITS Pilani.