Intelligent clock calibration based TDM for multi-FPGA emulation

SoC re-spins can mostly be attributed to functional errors that are introduced during the RTL coding phase of the design process. Hardware simulations lower the risk of such design errors. However, given the increased size and complexity of designs, simulations are slow and often do not provide enough coverage to ensure the design is bug […]

Intelligent clock calibration based TDM for multi-FPGA emulation Read More »